Quantcast
Channel: Amplifiers forum - Recent Threads
Viewing all 19236 articles
Browse latest View live

BUF802: JFET Input Current Noise Density 1.5pA/sqrt(Hz) at 3pA Leakage Current ?

$
0
0
Part Number: BUF802

Tool/software:

For the noise performance of an amplifier for high impedance sources not only the 2.3nV/sqrt(Hz) performance but also the current noise density is important. For a Rs=1MOhm source resistance the induced voltage noise density from the JFET input current density is:

Vnd(Ind-JFET)=1e6*1.5e-12=1500nV/sqrt(Hz)

The voltage noise density of the source resistance themselve is:

Vnd(Rs)=4kT*1Mohm=sqrt(1.66e-20*1e6)=128.8nV/sqrt(Hz)

The BUF802 would be a bad choice as it have a nois figure at Rs=1MOhm:

NF=20*log10(1500e-9/128.8e-9)=21.3dB

If we look at the shot noise of the leakage current:

Ind(Ileak)=sqrt(2*q*Ileak)=sqrt(2*1.6e-19*3e-12)=0.98fA/sqrt(Hz)

The number from the shot noise is more than 3 orders lower than the sepcified number of the BUF802 JFET input.

I looked also at this post:

https://e2e.ti.com/support/amplifiers-group/amplifiers/f/amplifiers-forum/1296320/buf802-buf802-noise?tisearch=e2e-sitesearch&keymatch=BUF802#

where the customer as for the current noise. TI support also post a noise simulation plot, unlucky with very low resolution and without vertical markers.

The current noise plot is not easy to read below 0.5pA/sqrt(Hz) and it should be mention that the voltage noise to the left and the current noise scale to the right do not match there zero axis. I am not shure what is going on here but the current noise density of the JFET seams very bad and also the 1.5pA/sqrt(Hz) could not be read on a input noise plot from another post. Anyway both make the JFET for 1MOhm sources look bad.


LM339: Comparator Output Become Low at same time and Unexpected Behaviour

$
0
0
Part Number: LM339
Other Parts Discussed in Thread: TLV1824,

Tool/software:

Hi TI Team

I am using LM339 IC for SOC Indicator, battery voltage is 52.4V to 53.5V

Objective is to show 25% ,50%,75% and 100 %

Attached Schematic and problem statement

25%,50% working fine but 75% and 100% are turn on at same time but when i touch using DMM probe it is working fine

what could be the problem?

Kindly help me to solve this Issue

e2e.ti.com/.../soc-indication.mp4

OPA2196: OPA2196IDR Reliability test data

$
0
0
Part Number: OPA2196

Tool/software:

Do you have any acceleration test data for OPA2196IDR?

Regards;

Kohei Nagaoka

OPA858-Q1: OPA858-Q1

$
0
0
Part Number: OPA858-Q1

Tool/software:

Title: Op-Amp Behavior Differences After Repeated Use: Could It Be Soldering or PCB Material Issues?

Hello Team,

I am facing an issue with two identical buffer circuit boards, and I’m trying to understand why their performance differs. I suspect it might be related to either the handling/soldering process or PCB material. Here are the details:

Setup:

  • Both boards are configured as simple buffers (non-inverting unity gain).
  • Input and output are connected to an SMU for testing ( giving voltage as input and for taking output).
  • both operated at supply voltages(+5V and 0)
  • only opamp soldered on board and nothing else  component soldered. 

Observations:

  • Board 1(where R25 R24 resistors are there ):
    • The bias current and offset voltage values are as per the datasheet during initial testing.
    • After 2-3 experiments, the quiescent current from the supply exceeds the datasheet limits, indicating possible damage.
    • If the op-amp is replaced, it starts working fine again, with values matching the datasheet.
  • Board 2:
    • The bias current and offset voltage values are much higher than the datasheet values from the start.
    • After 2-3 experiments, this op-amp also starts pushing a lot of quiescent current beyond the specified limits.
    • Replacing the op-amp  is giving the results as buffer but the values are not as per datasheet ; it stays the same.

Questions:

  • Why does one board have values as per the datasheet and the other does not? Could this be due to soldering issues, handling during assembly, or PCB material differences(one board made of FR4 and one board made of Rogers)?
    • I’m wondering if the PCB material (ROGERS vs. FR4) might be influencing the op-amp's performance. Could material differences be causing inconsistencies in offset voltage or bias current?
  • Why does the op-amp start drawing excessive quiescent current after a few experiments on both boards?
    • Could this be a result of thermal or electrical overstress during testing?
    • Is it possible that damage occurs in the op-amp after several cycles, or is the op-amp being exposed to conditions outside of its safe operating range, even if it works fine initially?

Below are the test results from both boards  2nd board result:

First board result

Could this behavior be due to handling or soldering issues?if soldering might be the issue can you please tell me what precautions to take care(Temperature etc). For example, is the op-amp being damaged during assembly or subsequent handling? while handling i am making sure of ESD protection.

so can you please help me  where it is going wrong in simple buffer mode?

LMV321-N: LMV321-N

$
0
0
Part Number: LMV321-N

Tool/software:

Hi,

         We are using LMV321N for our design, as differential amplifier, for error calculation we need the output offset voltage which couldn't find in the datasheet.

we are awaiting for your reply at earliest.

Thanks 

Regards

Senthil 

OPA320: Single to Differential Signal Converter

$
0
0
Part Number: OPA320
Other Parts Discussed in Thread: INA333,

Tool/software:

Hello everyone.
I have a circuit to convert a small signal from electrode from single end to differential pair ( to put in ADC).

The schematic as the bellow:

But when I make the simulation in TINA, the output signal of U7 not show correct ( while U6 show OK)

Attached is TINA file: e2e.ti.com/.../INA333_5F00_OPA320_5F00_EEG_2D00_SIM_5F00_230125.TSC
Im concer about Vcm for U7 will be OK at 0V.
Coud you please help to review and confirm.
Thank you.

INA169: Analog Input, Out datasheet question

$
0
0
Part Number: INA169

Tool/software:

Hi, Can someone please explain the meaning of this absolute maximum rating on this datasheet? Analog Input, Out -0.3 to 40V. Thanks!

TL331LV: Strange Output Behavior During Startup

$
0
0
Part Number: TL331LV

Tool/software:

Hi everyone,

We are experiencing a puzzling issue with the TL331LVDBVR in some of our circuit boards. During startup, some of the comparators randomly switch their outputs, even though their inputs are well within the expected ranges. This unexpected switching behavior is problematic because it triggers the flip-flop connected to the comparator’s output in our application.

To isolate the problem, we removed the flip-flop and the circuitry around it from the PCB for testing, leaving only the 10k pullup resistor on the comparator's output. Despite this, we still observe the unexpected switching during startup. Interestingly, not all TL331s exhibit this behavior, but we have several that reproducibly cause this error.

CH1 is VCC, CH2 is IN-, CH3 is Output and CH4 is IN+.

Has anyone encountered similar behavior with the TL331LVDBVR or any ideas on what could be causing this?

Any suggestions or insights would be greatly appreciated!

Thanks!

Tobias


INA190: INA190A1 to INA190A5 are not in PSPICE and having issues importing them

$
0
0
Part Number: INA190

Tool/software:

I can't import the INA190A5 project into PSPICE and it's currently not available as an option to choose. I saw another question about this a year ago but don't think the issue was ever resolved. I downloaded from: https://www.ti.com/lit/zip/sbomb96 with no modifications

OPA333: Limiting amplifier

$
0
0
Part Number: OPA333

Tool/software:

Dear team,

 I seem to remember that we have an amplifier or PGA in our portfolio where you can limit the output swing to protect for example the input to an ADC. The scenario is that We have an INA with +/-12V ahead of a 3.3V ADC. The signal is 1.5Vpp with about 200kHz BW that should be passed to the ADC without much loss.

 Do you have a good idea on how to accomplish this?

 Thanks!

OPA593: OPA593

$
0
0
Part Number: OPA593

Tool/software:

Hi,

I am using an OPA593 as a buffer (unity gain).

The op.amp. is not oscillating. , however I observed a high current consumption (more than 50mA from 60V) even with the input connected to GND.

Any idea why?

AMC1350: About power up

$
0
0
Part Number: AMC1350

Tool/software:

Hi team

Is it OK to power up VDD1 and VDD2  while applying some voltage to inputs(INP and INN)?

AMC3330: About fixed gain: 2.0

$
0
0
Part Number: AMC3330

Tool/software:

Hi team

The gain of the device is 2.0, but it seems that the gain is 2.05 according to the application example in the datasheet as below. How should they understand this?

Regards,

Noriyuki Takahashi

OPA593: Schematic review

$
0
0
Part Number: OPA593

Tool/software:

Hi,

Could you review the schematic?

Thanks.

TLV9021: Do you have any shift trend data of Pon parameter when ambient temperature is changed?

$
0
0
Part Number: TLV9021

Tool/software:

Hello guys,

One of my customers is considering using TLV9021 for their next products.

At this moment, they have the following question.
Could you please give me your reply?

Q.
TLV9021 datasheet says that POWER ON TIME(Pon) is 20us as typical.
They would like to know how much the Pon time changes when the ambient temperature
changes to 85 degree C and -40 degree C. Do you have any data?

Your reply would be much appreciated.

Best regards,
Kazuya.


OPA227: I only want to delete my account.

$
0
0
Part Number: OPA227

Tool/software:

How can I delete my account.

Thank you for your time.

AMC0380D-Q1: AMC0381D-Q1

$
0
0
Part Number: AMC0380D-Q1
Other Parts Discussed in Thread: AMC0381D-Q1

Tool/software:

1 . In the layout guidelines of AMC0381D-Q1 , there is nothing mentioned related to inner layers and bottom layer placement and routing.

We are using this IC in our 6-layer board and would like to know the guidelines for routing VDD1 and GND1 planes in inner layer under this IC. Also is there any placement restrictions on bottom side for other components , if this IC is placed on TOP layer?

2. As per layout guideline >9.2 mm creepage is required between HVIN pin and VDD2 Pin .

Actual distance between these two pins is approx.  8.232mm. If we add slot on PCB this will increase creepage  distance on PCB, but IC itself has lower creepage than 9.2mm.  Please guide how to achieve this creepage requirement.

INA238: Alert Pin function

$
0
0
Part Number: INA238
Other Parts Discussed in Thread: INA4230, INA4235

Tool/software:

Dear technical support,

we are building an Automatic Test Equipment to power up 16 DUT while measuring the supply current through an array of 16 INA238.

I'd like to use the ALERT pin mainly as an overcurrent detector, so that its signal should  be fed back to the high-side switch controlling the DUT, in order to cut the supply from that specific DUT.

My question is: since the ALERT pin also has the "Conversion Complete" functionality, can I simply feed the ALERT signal to a logic that controls the high-side switch (e.g. and AND port: ALERT + the mcu signal)?

Is there a better way to manage 16 ALERT signals from 16 INA238? Note that only one DUT at a time is powered up.

Eventually, can I connect all the 16 ALERT signals to a single bus, and utilize a microcontroller deactivate an high-side switch during an overcurrent event?

Thanks for your support,

Andrea

INA149: Clarification of common mode range when using single +12V supply

$
0
0
Part Number: INA149

Tool/software:

Figure 3 of the data sheet for INA149 shows common mode range for various + & - supply voltages.  I will use a single supply at 12V instead.  Does that mean 
I still get the same + common mode voltage support as is shown for +/-12V?  I need to handle a max common mode voltage of 41.5V in my circuit.  Thank you.

OPA391: How to Prepare for the AWS SAA-C03 Exam? Tips and Resources

$
0
0
Part Number: OPA391

Tool/software:

The AWS Certified Solutions Architect - Associate (SAA-C03) exam seems a bit intimidating. You will be just fine if you use the right strategy and resources, though! ThisSAA-C03 Dumps confirms that you have the skills required to design solutions that are scalable, secure, and cost-effective on AWS. Here's how you can get an ace at it:

1. Know the Exam Domains: Focus on the four domains covered in the exam:

Design Secure Architectures
Design Resilient Architectures
Design High-Performing Architectures
Design Cost-Optimized Architectures

2. Quality Study Materials: The best resources are vital. PASSITCERTS has updated exam dumps, real practice questions, and an expert-verified guide to the SAA-C03 exam.

3. Practice Makes Perfect: Take online practice tests to feel comfortable with the actual exam layout. Our website offers numerous practice questions that mirror the actual exam.

4. Take Our Limited Time Offer: Apply our special 20% discount coupon code SAVE20 to get top-class SAA-C03 resources at a discounted price. Seize this chance to secure your success and advance your career.

5. Hands-On Experience: Reinforce your knowledge by correlating your study with hands-on experience using AWS services such as EC2, S3, RDS, and Lambda.

You can pass the AWS SAA-C03 exam with dedication and the right preparation. Visit PASSITCERTS today to get a discount before it's too late!

What strategies have you used to prepare for the SAA-C03 Exam Questions? Share your tips below!

Viewing all 19236 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>